Prepared By: James Swift
Description:
Students will become familiar with the VHDL language through text readings and lectures following the basic flow of the text. Students will become familiar with the ASIC design process through supplemental readings, lectures and execution of a design project from conceptualization to technology netlist ready for fabrication and described in VHDL.
댓글 없음:
댓글 쓰기